## In the Claims

 This listing of claims will replace all prior versions and listings of claims in the application:

## 1. (Canceled)

1	2.	(Curi	ently	Amen	ded)	A	computer	imple	mented	meth	od	of
2	rasterizin	ng a	page	in	а	pag	e descri	ption	langu	age	in	а
3	multiproce	essor	integr	ated	circ	cuit	comprisi	ng the	steps	of:		

interpreting said page in said page description language with a first processor of said multiprocessor integrated circuit;

spawning a subtask from said first processor to another of said processors for sorting polygon edges in increasing minimum Y coordinate, wherein each of said other processors is a digital signal processor having an integer multiplier unit; and

spawning a subtask from said first processor to another of said processors for detecting a Y coordinate of edge intersection determined to occur between Y coordinates Ytop and Ybottom via successive midpoint approximation by repeatedly

 $\frac{x1step}{x2step} = \frac{X1}{x2} - \frac{x1}{x2}$ 

where: x1 and x2 are respective X coordinates of two edges at
Ybottom; and X1 and X2 are respective X coordinates of said
two edges at Ytop,

<u>calculating</u> the X coordinates of the respective edges at Y coordinate Y = (y1+y2)/2 by

X1 = (x1 + x1step)/2

27	X2 = (x2 + x2step)/2							
28								
29	setting Ybottom as $(Y \pm Ybottom)/2$ if $X2 \ge X1$ at Y, and							
30	setting Ytop as $(Y+Ytop)/2$ if $X2 \le X1$ , and until a Y							
31	coordinate of the intersection point is obtained with a							
32	desired accuracy.							
	3 and 4. (Canceled)							
1	5. (Currently Amended) The A computer implemented method of							
2	claim 2, of rasterizing a page in a page description language in a							
3	multiprocessor integrated circuit comprising the steps of:							
4	interpreting said page in said page description language with							
5	<u>a first processor of said multiprocessor integrated circuit,</u>							
6	wherein said first processor is a reduced instruction set processor							
7	having a floating point computation unit and said method further							
8	<pre>comprising+;</pre>							
9	spawning a subtask from said first processor to another of							
L 0	$\underline{\mathtt{said}} \ \underline{\mathtt{processors}} \ \underline{\mathtt{for}} \ \underline{\mathtt{sorting}} \ \underline{\mathtt{polygon}} \ \underline{\mathtt{edges}} \ \underline{\mathtt{in}} \ \underline{\mathtt{increasing}} \ \underline{\mathtt{minimum}} \ \underline{\mathtt{Y}}$							
L1	<pre>coordinate; and</pre>							
L2	calculating a Y coordinate of edge intersection employing said							
L3	floating point calculation unit of said first processor by							
L 4								
L 5	Y = (c1-c2) / (b2-b1)							
L 6								
L 7	where: a first edge has vertices (X1,Y1) and (X2,Y2) with b1 = X1 - $\times$							
L 8	X2 and $c1 = X2*Y1 - X1*Y2;$ and a second edge has vertices (X3,Y3)							
9	and $(X4,Y4)$ with $h2 = X3 - X4$ and $h2 = X4*Y3 - X3*Y4$ .							

6 to 10. (Canceled)

1 11. (Currently Amended) The A computer implemented method of
2 claim 2, of rasterizing a page in a page description language in a
3 multiprocessor integrated circuit, comprising the steps of:
4 interpreting said page in said page description language with

<u>interpreting said page in said page description language with</u>
<u>a first processor of said multiprocessor integrated circuit,</u>
wherein the multiprocessor integrated circuit includes plural other
processors and said method further comprising:

5

7

8 spawning a subtask from said first processor to another of
9 said processors for sorting polygon edges in increasing minimum Y
10 coordinate;

11 forming a queue of parallel tasks with said first processor; 12 and

dispatching a parallel task from said queue to a next available other processor.